ABSTRACT
INTRODUCTION
PLL (Phase Locked Loop) has wide range of applications in communication and wireless systems [1] . It can be used for time base generation and synchronization circuits in digital ICs as well as phase detection and demodulation in analog circuits [1] . Figure 1 shows the block diagram of a PLL circuit. The heart of a PLL is voltage controlled oscillator (VCO) that can be implemented using LC or ring oscillators [2, 3] .
LC oscillators use small value of capacitor and inductor [4] which usually have low quality factor. The low quality factor causes large phase noise and narrow tuning range. Therefore, LC oscillators are mostly used in high phase noise and narrow tuning range applications [5] . Furthermore, large spiral inductors consume a large chip area that is not desirable for integration.
Figure1. A typical PLL circuit block diagram
Ring voltage controlled oscillators (RVCO) have lower phase noise than LC oscillators and because of the wide tuning range, they are used in PLL circuits. In addition, because of smaller chip area comparing to LC oscillators, it is easier to integrate them in a CMOS technology.
A ring oscillator consists of multiple gain stages (delay cells) in a loop [4, 6] as shown in Figure 2 . Different delay cells have been compared in terms of different parameters such as tuning range, power dissipation and phase noise. The delay cells can be differential or single-ended units. Differential configuration is more common because of common mode noise rejection capability, but uses larger chip area and consume more power [3] . The challenges in the RVCO design are to achieve linearity of frequency modulation, low voltage and power Consumption, low phase noise and wide frequency range [7] . A single-ended oscillator should contain odd number of delay/gain stages with π/n delay value for each stage in a feedback loop [8] . Most reported designs use single ended or differential configuration using current controlled (CC) or voltage controlled (VC) technique as shown in figure 3 [4, 9] . 
* --- [12] In this design the current controlled method with body biasing technique have been used to decrease the threshold voltage V th and improve the RVCO performance. Single-ended circuit has been simulated to present the concept, even though, the method can be extended to differential pair configuration. This paper has been structured as follows, section 2 describes RVCO circuit design, transistor sizing and oscillation frequency. Simulation and analysis of the circuit are in section 3. Concluding remarks are at the end. Figure 4 shows one of the methods commonly used for variable frequency implementation in RVCOs. A variable current source is used to control charging current of the node capacitors and therefore the oscillation frequency. By adjusting the current source value the time required for charging and discharging the parasitic capacitance will change and therefore, the frequency of oscillation will change. The larger the current adjustment range, the wider the oscillation frequency can be tuned. A PMOS transistor can be used as a current source which its gate voltage is controlled to change the charging current value. Even though this method provides a variable frequency, the range of adjustment is limited due to the threshold voltage and supply voltage limitations. The method used in this work utilizes the bulk voltage to change the charging current over a wider range besides to gate voltage control.
RVCO DESIGN
A three stage ring oscillator with current control method has been used as the base for the RVCO design. Even though more stages can be used for the RVCO, it will lower the oscillation frequency and increases power dissipation. A variable control voltage has been used to change the current source and so the oscillation frequency. Figure 5 shows one stage of the RVCO that has been employed in the proposed design. In order to change the current source in a wider range, besides to the gate voltage control, bulk voltage has also been used. The bulk voltage of the PMOS transistor should be controlled in a way that the bulk-source junction remains in reverse or slightly into forward bias. To guarantee this the bulk-source junction will not go into forward bias more than 0.5V, so the bulk current will remain negligibly low [5, 10] . An extra transistor PM2 has been used to better control the bulk voltage and reduce loading effects on the control voltage as shown in Figure 5 
Transistor Sizing
In order to have a 50% duty cycle for the oscillator signal, transistor sizes need to be selected accordingly. Considering Figure 3 and assuming only one NMOS transistor being ON at each time slot (T/3), it is concluded that the parasitic capacitors will be charged to about two times the threshold voltage of the NMOS transistor (2V thn ) [9] . If M1 is ON, C1 will be discharging and C2 is charging at the same time. When V2 is equal to V thn , M3 will turn ON and V3 will decrease that causes M1 to turn OFF. Since currents and internal resistance of the current sources are equal, V2 will charge to 2V thn and the same repeats for all other periods [5] .
For the proper operation of the circuit, transistor sizes should be selected carefully. Therefore, the transition point of a delay cell has been selected to be V T mid-point of the voltage transfer characteristic (VTC) [13] .. At the mid-point of the VTC, NMOS and PMOS transistors will be in saturation and have almost equal currents. From the equality of NMOS and PMOS transistor currents we can write:
Considering body effect for PMOS transistors:
Since V GS =2V thn , NMOS transistors are in saturation and we can use the quadratic equation.
Since V DD =1.8V, ideally V thn =│V THp │, therefore, after simplification transistor sizes can be calculated using TSMC 180nm technology parameters as follows:
Since µ n =2.52µ p , for linear VTC the W n should equal to W p [13] . For simulation purposes W=10µm and L=180 nm have been selected. Figure 7 shows the VTC simulation for the selected sizes and the technology parameters. 
RVCO Oscillation Frequency
Frequency of the oscillation can be calculated using charging current and stray capacitors. The current source will remain in saturation since the saturation condition will always hold for the PMOS current source. The time delay is equal to the resistance times the capacitor. 
Using equation (14) the oscillation frequency will decrease with increasing the control voltage. Also using the bulk voltage a wider tuning range of frequency can be achieved. Equation (15) shows larger W will result in higher oscillation frequency, but the node capacitance will also increase that limits the maximum achievable frequency.
SIMULATION RESULTS
The designed RVCO has been simulated using TSMC 180nm technology parameters. The supply voltage is 1.8V and the control voltage has been changed from 0 to 1V. For the proper operation of the RVCO, the overdrive voltage of the NMOS transistors should be kept as low as possible. In this simulation, the over-drive voltage is set to 20mV. When the control voltage is 1V the equivalent resistance of the current source is at its maximum and the oscillation frequency will be at its minimum value. The output waveform for Vc = 0.5V has been shown in Figure 8 . The oscillation frequency versus control voltage has been plotted in Figure 9 . For the control voltage changing from 0 to 1V the output frequency changes from 1.75-9.27GHz. Phase noise is a very important characteristic of a ring VCO. Phase noise is due to noise at the input of the feedback loop that causes the ramp -20 dBc/dec and the Flicker noise and thermal transistor is biased that causes the ramp -30 dBc/dec in the beginning of the Spectrum [14] .
The phase noise of the RVCO has been simulated using SpectreRF as shown in Figure 9 . The phase noise for oscillators is defined as in equation (16):
Where L{∆w} is phase noise with ∆ω distance from user frequency ω 0 , Psig is the power of the oscillator output signal, F is noise figure, T is absolute temperature, K is Boltzmann's constant, ω 0 is center frequency of the oscillator, ∆ω is offset frequency, ∆ωi/f3 is corner frequency of the device noise and Q is quality factor.
The above value has been calculated for the designed RVCO. For Vc=0.5V and offset frequency of 1MHz the phase noise is equal to -88.86dBc/Hz as shown in Figure 10 . 
Where f osc is oscillator frequency, P mw DC power in the oscillation frequency, L{∆f} is the phase noise in offset frequency of ∆f. 
CONCLUSION
Integrated RVCOs are more immune to noise and have better tuning range than LC counterparts. RVCOs can be used for broad range of applications if their performance is improved by design techniques. In this work a high performance wide tuning range RVCO has been designed using TSMC 180 nm technology. A new approach has been used to control the current source in the RVCO to achieve a wide adjustable range. As a result high tuning range RVCO has been simulated. Body biasing technique has been used to adjust transistor threshold voltage continuously. By using gate and bulk voltage simultaneously wider oscillation frequency has been achieved while keeping phase noise and power dissipation low. The RVCO has 1.73-9.27 GHz linear frequency range with the control voltage 0-1V. The phase noise for V c =0.5 with offset frequency of 1 MHz is -88.86 (dBc/Hz).
